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Abstract—A novel method for extracting threshold voltage and
substrate effect parameters of MOSFETs with constant current
bias at all levels of inversion is presented. This generalized
constant-current (GCC) method exploits the charge-based model
of MOSFETs to extract threshold voltage and other substrate-
effect related parameters. The method is applicable over a wide
range of current throughout weak and moderate inversion and
to some extent in strong inversion. This method is particularly
useful when applied for MOSFETs presenting edge conduction
effect (subthreshold hump) in CMOS processes using Shallow
Trench Isolation (STI).
constant current method, charge-based model, edge conduc-
tion, MOSFET, parameter extraction, threshold voltage
I. INTRODUCTION
Constant current (CC) methods for the extraction of MOS-
FET threshold voltage are very convenient due to their sim-
plicity, when compared to classical methods using typically
extrapolation of drain current in strong inversion. However,
CC methods often use a somewhat arbitrary current criterion
to determine threshold voltage, e.g., ITh = 100nA · (W/L)
[1], [2], [3]. This current criterion is then applied to measured
transfer characteristics (ID − VG) of MOSFETs, from which
threshold voltage may be determined as a function of back-bias
voltage. CC methods are simple and robust, but the resulting
parameters depend on the current criterion used. In [4], [5], the
current criterion is established such that the transistor operates
in the middle of moderate inversion. The aim of this work is to
present a generalization of the current criterion to any level of
current, from weak through moderate and to strong inversion.
As will be shown, using this generalized current criterion,
threshold voltage can be determined from transfer characteris-
tics at any level of current. Hence, the method will be termed
generalized constant current (GCC) method. The procedure
relies on the charge-based model formulation [6], [7], and
enables extracting threshold voltage and other substrate effect
related parameters. Note that the adjusted-constant current
(ACC) method [5] allows for the determination of threshold
voltage from linear to fully saturated operating conditions.
Linear mode operation brings benefits in minimizing the
impact of second-order effects on the extracted parameters,
such as velocity saturation (VS), channel length modulation
(CLM), and drain induced barrier lowering (DIBL). The GCC
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method presented here concentrates on saturated operating
conditions as a generalization of [4]. As will be discussed,
the GCC method is preferably applied at weak and moderate
levels of inversion, and hence the impact of effects such as
VS and CLM are kept minimal.
A particular field of application of the GCC method is
the characterization of edge conduction (or ”subthreshold
hump”) effect in MOSFETs. The latter effect often arises in
technologies using shallow-trench isolation (STI) schemes. As
will be shown, the GCC method is a powerful tool to determine
parameters for the edge conduction effect.
II. GENERALIZED CONSTANT CURRENT METHOD IN
WEAK AND MODERATE INVERSION
The generalized constant current method to extract threshold
voltage is intricately linked with the charge-based model
approach [6], [7]. In the latter, drain current is written,
ID = Ispec (if − ir) = Ispec
(
q2s + qs − q2d − qd
)
(1)
where if(r) = q2s(d)+qs(d) are the normalized forward(reverse)
current components depending on the inversion charge densi-
ties qs(d) at source(drain), respectively. The same relationship
can also be reversed as qs(d) =
√
1/4 + if(r) − 1/2. The
specific current Ispec is defined as,
Ispec = I0 · (W/L) = 2nU2T µCox (W/L) (2)
which may be obtained from measurement as in [4], [5]. In the
above, n is the slope factor, mobility is µ, and Cox = ox/Tox
the gate capacitance depending on oxide thickness Tox. The
voltage-charge relationship is expressed as [6],
(VP − VS(D))/UT = vp − vs(d) = 2qs(d) + ln(qs(d)) (3)
where voltages vp = VP /UT and vs(d) = VS(D)/UT may be
normalized to the thermal voltage UT = kT/q. The pinch-off
voltage VP is a function of the gate voltage VG [6]- [8],
VP = VG − VFB −Ψ0 − γ
[√
VG − VFB +
(γ
2
)2
− γ
2
]
u (VG − VTO)/n(VG)
(4)
where VFB is the flat-band voltage, γ =
√
2qsiNsub/Cox is
the substrate effect factor, Ψ0 ' 2ΦF + 2...3UT is slightly
above twice the Fermi potential ΦF = UT ln(Nsub/ni), Nsub
and ni are substrate doping and intrinsic concentrations, and
VTO = VFB + Ψ0 + γ
√
Ψ0 is the threshold voltage.
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2Fig. 1. Principle of the generalized constant current (GCC) method using IC = 2 in moderate inversion. Transfer characteristics ID vs. VG with applied
constant current (left), extracted pinchoff voltage VP and slope factor n vs. VG (center) and VTH vs. VP (right) of a wide/long n-MOSFET in saturation at
room temperature. VTO is determined as VG|VP=0. Both TCAD and model use a constant, non field-dependent mobility. The GCC method is applied in the
same way to TCAD data (markers) and charge-based model (lines).
The inverse function VG(VP ) [8], [9] is equally useful,
VG = VTO + VP + γ
[√
Ψ0 + VP −
√
Ψ0
]
(5)
as it allows us to define both the gate threshold voltage
VTB ≡ VG|VP=VS (referred to local substrate), as well as the
commonly used threshold voltage VTH (referred to source),
VTH ≡ VG − VP |VP=VS = VTO + γ
[√
Ψ0 + VP −
√
Ψ0
]
(6)
The slope factor n is defined as,
n ≡
[
∂VP
∂VG
]−1
= 1 +
γ
2
√
VP + Ψ0
(7)
The combination of (1)-(4) and (7) defines the full charge-
based expression of drain current in all regions of operation
of the MOSFET. In saturation, when ir  if , (1) reverts to
ID ' Ispec · if , which can be also stated as,
IC =
ID|sat.
Ispec
=
ID|sat.
I0 ·
(
W
L
) (8)
where IC is the inversion coefficient, with IC < 0.1, 0.1 <
IC < 10, and IC > 10 defining weak, moderate, and strong
inversion, respectively.
In the following, the GCC method to extract threshold
voltage at any level of inversion will be established. A first
interesting observation is that when current components due
to drift idrift = q2s and diffusion idiff = qs are equal (i.e.
q2s = qs = 1), then from (1) we have IC = 2, and from (3),
vp − vs = 2, i.e. vp = vs + 2. Hence, biasing the transistor at
IC = 2 allows us to obtain VP simply as an offset from
VS , namely, VP = VS + 2UT . We note at this point that
for reasons of practicality, the slight dependence of specific
current Ispec on slope factor n (and hence on VG) is neglected:
I0 is assumed constant, and hence, a constant value of IC also
implies a constant current ID.
The procedure of determining threshold voltage and other
substrate effect parameters is illustrated in Fig. 1. The current
criterion of IC = 2 is applied to ID − VG characteristics in
saturation, with varying VS . The intercepts with IC = 2 occur
at specific gate voltages VG, defining the pinchoff voltage
characteristic as VP = VS + 2UT . From the latter, the slope
TABLE I
CONSTANT CURRENT LEVELS AND PINCHOFF VOLTAGE OFFSET
IC = q2s + qs qs =
√
1
4
+ IC − 1
2
vp − vs = 2qs + ln(qs)
100 9.51 21.28
30 5 11.6
10 2.7 6.4
2 1 2
0.608 0.426 0
0.1 0.092 -2.2
10−2 0.0099 -4.6
10−4 ≈ 10−4 -9.21
factor n is obtained by derivation. The threshold voltage is
determined as VTO = VG|VP=0V , while the other substrate
effect parameters Ψ0 and γ are obtained by a simultaneous fit
of equations for VP (4) and n (7) to the measured (or TCAD
simulated) characteristics.
The procedure is equally applied to TCAD data as well as
to the charge-based model, using the same parameters quoted
in Fig. 1. The charge-based model (1)-(4) fits the TCAD data
perfectly well, with the model using the same parameters as
in the TCAD simulation. Technology parameters correspond
to 180 nm CMOS technology.
When generalizing the above procedure to any value of IC,
we can obtain the pinchoff voltage VP from (1) and (3) as a
function of IC and VS ,
VP = VS+UT
(
2
[√
1
4
+ IC − 1
2
]
+ ln
[√
1
4
+ IC − 1
2
])
(9)
Some practical values of (9) are listed in Table I. In
particular, we note that the condition VP = VS , corresponding
to IC = 0.608, has been exploited in [4] and [5]. In [5],
extraction of threshold voltage has also been extended to the
case of non-saturation.
The generalized constant current method is illustrated in
Fig. 2, showing the extraction procedure for a range of IC
values from very weak (IC = 10−4) to very strong (IC =
100) inversion. The VP vs. VG characteristics obtained for
the different levels of IC are seen to practically overlap. The
threshold voltage is again determined as VTO = VG|VP=0V ,
yielding the same value of VTO for different levels of IC. The
3Fig. 2. Generalized constant current (GCC) method, obtained at values of IC = ID/ (I0(W/L)) |I0=cst. ranging from very weak (IC = 10−4) to very
strong (IC = 100) inversion. Transfer characteristics with applied constant current (left), extracted pinchoff voltage VP and slope factor n vs. VG (center),
and VTH vs. VP (right) of a wide/long n-MOSFET in saturation. VTO is determined as VG|VP=0 consistently for all values of IC. The GCC method
is applied in the same way to TCAD data (markers) and charge-based model (lines). As I0 is kept constant for the determination of the constant current
criterion, a slight shift in n vs. VG and VTH vs. VP characteristics is observed at IC > 10 consistently for TCAD data and model. This deviation is absent
(red dashed line, Model*), when the charge-based model also uses constant I0.
slope factor n, which is a derivative quantity, is shown to be
more sensitive, and presents a slight increase when IC values
reach very high levels of inversion. This may be attributed to
the fact that the dependency of the drain current ID on the
slope factor n (via Ispec) has been neglected in the extraction
procedure. Indeed, when setting the slope factor to a constant
value n0 = n|VG=VTO in Ispec of the charge-based model,
the GCC procedure yields the same slope factor at any level
of IC, as indicated in Fig. 2 by dashed lines, coinciding
for all levels of IC. Hence, the generalized constant current
method and the charge-based model are self-consistent. In
other words, the GCC method is applicable in strong inversion
if the dependence of the biasing current on the slope factor
n is anticipated. This is however not very practical, since
when applying the CC criterion, the slope factor n should
be known beforehand. In practice, IC values in moderate
and weak inversion will be preferred, where the impact of
mobility reduction due to vertical field or velocity saturation
effects are reduced. In general, the choice of the level of the
current criterion may depend on device particularities, such as
leakage, or testing conditions or equipment that might restrict
the current range.
Fig. 3. Normalized transconductance-to-current ratio gms/id and gm/id
vs. drain current Ids and IC (TCAD: markers, model: lines). The specific
current Ispec = I0 (W/L) is determined from a given fraction of gms/id
or gm/id. Here, IC = 2 is obtained corresponding to the drain current ID
where 50% of the maximum gms/id or gm/id in weak inversion is attained.
To apply a (generalized) constant current criterion in the
method as described above, one must first determine the
specific current Ispec. This may be done from strong inversion
conditions, e.g. described in [4]. Another possibility, particu-
larly for low-current applications, exploits transconductance-
to-current ratio characteristics at moderate levels of inversion.
The normalized source and gate transconductance-to-current
ratios, gms/id and gm/id, are expressed [5],
gms
id
=
ngm
id
|sat. = 1
1 + qs
=
1
1
2 +
√
1
4 + IC
(10)
where gm(s) = +(−)∂ID/∂VG(S) · UT /Ispec are the nor-
malized gate(source) transconductances. A certain level of
gm(s)/id, namely 61.8% of its maximum value in weak inver-
sion, corresponds to IC = 1 [5]. Setting drift and diffusion
currents to the same value corresponds to IC = 2. As is shown
in Fig. 3, IC = 2 corresponds to 50% of the maximum of
gm(s)/id via (10) (neglecting the slight bias dependence of
the slope factor n). A resembling procedure in non-saturation
(if u ir) has been described [10].
III. APPLICATION OF GCC TO EDGE CONDUCTION
Shallow trench isolation (STI) is the preferred isolation
scheme in advanced CMOS technology. As illustrated in
Fig. 4, the STI regions at the side edges of the MOSFETs
present a lower channel doping concentration due to dopant
segregation, and possible thinning of the thin oxide [11].
As a result, the so-called edge transistors, which operate in
parallel to the center transistor, may dominate the subthreshold
conduction, strongly impacting on analog circuit operation
[11] [13]. The edge and center transistors have a width of
We and W −We, respectively, and the same channel length
L, resulting in,
ID = I0 ·
[
W −We
L
(if − ir) + We
L
(ife − ire)
]
(11)
where the same technology current I0 has been assumed for
both components. The current of the edge transistor is obtained
using a separate set of equations of the charge-based model
4Fig. 4. Application of the GCC method in presence of edge conduction phenomenon in STI MOSFETs. Width of center and edge transistors sum up to the
total width W = Wc+We, while all regions share the same length L. Transfer characteristics of a wide/long n-MOSFET in saturation at different back-bias
at room temperature (measured data: markers) show edge conduction effect at inversion levels below IC ≈ 1. Models (full and dashed lines) for the current
of the center and edge transistors are shown. A constant current is applied to determine pinchoff voltage for the center transistor in moderate inversion at
IC = 2. To characterize the edge transistor, imposing a current criterion IC = 10−4 corresponds to ICe ≈ 0.02. Pinchoff voltage VP and slope factor n
characteristics illustrate the determination of parameters for center and edge transistors.
(1)-(4) and (7) with the edge transistor’s parameters, VTOe,
γe, Ψ0e. This modeling approach has been used in the EKV3
compact MOSFET model [14], and was later adopted in the
BSIM-Bulk model [15].
The specific current and inversion coefficient of the edge
transistor are related to that of the central transistor as,
Ispec,e
Ispec
=
We
W −We ,
ICe
IC
=
W −We
We
. (12)
When applying the GCC method to a transistor with edge
conduction effect, a suitable current criterion must be chosen
above the level where the hump is apparent, to determine
parameters of the central transistor. This could be significantly
higher than IC = 2 used here, particularly in narrow transis-
tors. Conversely, a level well below IC = 0.1 may be needed
for the characterization of the edge transistor. For the latter, it
is naturally important that the inversion coefficient ICe (12)
is used instead of IC in (9). Fig. 4 illustrates the significant
shift in threshold voltage and reduction in slope factor n for
the edge transistor w.r.t. the central transistor. Here, the current
criterion of IC = 10−4 of the central transistor corresponds
to ICe ≈ 0.02 of the edge transistor.
IV. CONCLUSION
A new generalized constant current (GCC) method allows
for the extraction of MOSFET threshold voltage and other
substrate effect-related parameters, from measured drain cur-
rent at any inversion level from weak to strong inversion. The
GCC method is intricately related to the charge-based model
of the MOSFET but may be applied to many other models. A
constant current criterion ID,gcc = I0 · (W/L) · IC, where IC
defines the desired level of inversion, is typically applied to
saturated ID − VG characteristics of MOSFETs. Weak (IC <
0.1) and moderate (0.1 < IC < 10) levels of inversion are
preferable due to reduced high-field effects. Pinchoff voltage
vs. VG, or threshold voltage vs. VS characteristics are obtained,
from which VTO and other substrate effect parameters may
be determined, irrespectively of the chosen level of inversion
IC. As an example, the GCC method is applied to the edge
conduction effect in STI-isolated MOSFETs.
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